

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/662,358	09/15/2000	Taiji Noda	0819-0423	1724	
22204 75	11/15/2004		EXAMINER		
NIXON PEABODY, LLP			MAI, ANH D		
401 9TH STREET, NW SUITE 900			ART UNIT	PAPER NUMBER	
	N, DC 20004-2128	2814			

DATE MAILED: 11/15/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)			
Office Action Summary		09/662,3	58	NODA ET AL.			
		Examine	· · · · · · · · · · · · · · · · · · ·	Art Unit			
		Anh D. M	ai	2814	(X <sub>1</sub> )		
	he MAILING DATE of this communic	ation appears on the	e cover sheet with the c	orrespondence addre	ss		
THE MAI - Extensions after SIX ( - If the peric - If NO peric - Failure to Any reply	TENED STATUTORY PERIOD FC LING DATE OF THIS COMMUNIC s of time may be available under the provisions o 6) MONTHS from the mailing date of this commu od for reply specified above is less than thirty (30) od for reply is specified above, the maximum stat reply within the set or extended period for reply w received by the Office later than three months aft tent term adjustment. See 37 CFR 1.704(b).	CATION.  f 37 CFR 1.136(a). In no evinication.  days, a reply within the startory period will apply and will, by statute, cause the app	ent, however, may a reply be tim utory minimum of thirty (30) days ill expire SIX (6) MONTHS from lication to become ABANDONEI	nely filed s will be considered timely. the mailing date of this comm D (35 U.S.C. § 133).	unication.		
Status							
2a)☐ Thi 3)☐ Sin	<ul> <li>Responsive to communication(s) filed on <u>15 October 2004</u>.</li> <li>This action is FINAL. 2b) ☐ This action is non-final.</li> <li>Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213.</li> </ul>						
Disposition	of Claims						
4a) 5)□ Cla 6)⊠ Cla 7)□ Cla	Claim(s) 1-10,12,15,21,23 and 24 is/are pending in the application.  4a) Of the above claim(s) 1-5 is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) 6-10,12,15,21,23 and 24 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or election requirement.						
Application	Papers						
10)□ The App Rep	e specification is objected to by the e drawing(s) filed on is/are: plicant may not request that any object placement drawing sheet(s) including to oath or declaration is objected to	a) accepted or b tion to the drawing(s) the correction is requi	be held in abeyance. See red if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR			
Priority und	er 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
2) Notice of 3) Information	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PT on Disclosure Statement(s) (PTO-1449 or F (s)/Mail Date		4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:		52)		

Application/Control Number: 09/662,358

Art Unit: 2814

### **DETAILED ACTION**

Page 2

### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 15, 2004 has been entered.

## Status of the Claims

2. Amendment filed October 15, 2004 has been entered. Claims 6 and 23 have been amended. Claims 13, 14 and 22 have been canceled. Claims 1-10, 12, 15, 21, 23 and 24 are pending. Non-elected invention, claims 1-5 have been withdrawn.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 6-10, 12, 21, 23 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Burr et al. (U.S. Patent No. 5,650,340), in view of Richards, Jr. et al. (U.S. Patent No. 5,786,620) and Sultan (U.S. Patent No. 5,970,353) (all of record).

Application/Control Number: 09/662,358

Art Unit: 2814

With respect to claim 6, Burr teaches a method for fabricating a semiconductor device substantially as claimed including:

a first step of forming a gate electrode (125) over a semiconductor region (121) with a gate insulating film (123) interposed therebetween; (see Fig. 4F);

a second step of implanting heavy ions into the semiconductor region (121) on the side of the gate electrode (125) using the gate electrode (125) as a mask, thereby forming a first ion implanted layer (116) of a second conductivity (p), at least upper part of which is an amorphous layer, wherein the heavy ions are indium ions at a dose of 5E12 to 5E13 cm<sup>-2</sup>; (see Fig. 4G, col. 11, lines 57-67);

a third step of implanting ions of a first dopant (n) into the semiconductor region (121), in which the amorphous layer has been formed, using the gate electrode (125) as a mask, thereby forming a second ion implanted layer (131A-B) of a first conductivity type (n); (see Fig. 4H);

a fourth step of conducting a first annealing process to activate the first (116) and second (131A-B) implanted layers, thereby forming an extended high-concentration dopant diffused layer (131A-B) of the first conductivity type (n) though diffusion of the first dopant (n) and a pocket dopant diffused layer (116) of the second conductivity type (p), which is in contact with a bottom portion of the extended high-concentration dopant diffused layer (131A-B), through diffusion of the heavy ions (B, In), respectively,

wherein in the second step, a dislocation loop layer is formed in the lower region of the amorphous layer in the semiconductor region due to the heavy ions implantation, and

in the fourth step, the pocket dopant diffused layer (116) is formed having a peak dopant concentration produced by trapping heavy ions (B, In) in the dislocation loop layer, the pocket

dopant diffused laver (116) and the extended high-concentration dopant diffused laver (131 A-B) are in contact at the peak dopant concentration of the pocket dopant diffused laver (116) and a side of the extended high-concentration dopant diffused laver (131A-B) located below the gate electrode is not covered by the pocket dopant diffused laver (116). (See Fig. 4F-I, col. 10, line 45-col. 12, line 44).

Thus, Burr is shown to teach all the features of the claim with the exception of implanting heavy ions into the semiconductor region (121) on both sides of the gate electrode (125) and the dose for the indium heavy ions to be more than 5E13 cm<sup>-2</sup> although the dose of 5E13 cm<sup>-2</sup> of Burr have already met the lower limit of the claimed dose.

Note that the claimed dose of more than 5E13 cm<sup>-2</sup> does not appear to be critical.

However, Richards teaches that to reduce the short channel effects (SCE) both source and drain pocket implants are preferably used to simplify the process. (See col. 21, ll. 46-56).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to implant heavy ions into the semiconductor region of Burr on both sides of the gate electrode as taught by Richards to simplify the process.

Sultan teaches that a higher indium ions dose 1E14 cm<sup>-2</sup> have been used to amorphize and to form pocket dopant diffusion layer (62). (See col. 6, lines 6-20).

Note that the specification contains <u>no disclosure</u> of either the *critical nature of the* claimed dose of more than 5E13 cm<sup>-2</sup> of any unexpected results arising therefrom. Where patentability is aid to based upon particular chosen dimension or upon another variable recited in

a claim, the Applicant must show that the chosen dimension are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to implant indium heavy ions of Burr at the dose as taught by Sultan to amorphize and form pocket dopant diffusion layer.

With respect to the limitation "at least upper part of which is an amorphous layer", the upper part of the semiconductor region (121) is amorphized by the implantation of the heavy ions that form the first ion implanted layer (116). This is well known in the art.

With respect to the functional limitation "the pocket dopant diffused layer is formed having a peak dopant concentration produced by trapping heavy ions in the dislocation loop layer", this is an inherent result of the implantation of heavy ions, such as indium, into the semiconductor region.

With respect to claim 7, the part of the pocket dopant diffused layer (116) of Burr in which the heavy ions (In) are trapped should overlap with a dopant profile of the extended high-concentration dopant diffused layer (131A-B). (See Fig. 4H).

With respect to claim 8, method of Burr further includes:

forming a sidewall spacer (135) on side faces of the gate electrode (125) after the third step has been performed;

implanting ions of a second dopant (n) into the semiconductor region (121) using the gate electrode (125) and the sidewall spacer (135) as a mask, thereby forming a third ion implanted layer (137A-B) of the first conductivity type (n); and

Page 6

conducting a second annealing process to activate the third ion implanted layer, thereby forming a high-concentration dopant diffused layer (137A-B) of the first conductivity type (n), which is located outside of the extended high-concentration dopant diffused layer (131A-B), has a junction deeper than that of the extended high-concentration dopant diffused layer (131A-B) and has been formed through diffusion of a second dopant. (See Fig. 4I).

With respect to claim 9, the heavy ions of Burr are implanted at such an implant energy as forming an amorphous/crystalline interface, through implantation of the heavy ions, at a level equal to or deeper than a range of the first dopant (n<sup>-</sup>) and shallower than a range of the second dopant (n<sup>+</sup>).

With respect to claim 10, method of Burr further includes:

implanting ions (p) into a surface part of the semiconductor region (111), thereby forming a fourth ion implanted layer (121) of a second conductivity type (p) before the first step is performed; and

conducting a third annealing process to activate the fourth ion implanted layer (p), thereby forming a dopant diffused layer (121) to be a channel region. (See Fig. 4B, col. 10, line 64-col. 11, line 13).

With respect to claim 12, the heavy ions of Burr are implanted at such an implant energy (50-70 KeV) as making the range of the heavy ions equal to or deeper than the range (20-60 KeV) of the first dopant (131A-B) and between one to three times as deep as the range of the first dopant (131A-B).

With respect to claim 21, the first dopant of Burr is arsenic.

With respect to claim 23, the first and second dopant of Burr are arsenic.

With respect to claim 24, the fourth ion implanted layer (121) of Burr is formed into the surface part of the semiconductor region (111) by implanting p-type dopant.

Thus, Burr is shown to teach all the features of the claim with the exception of explicitly disclosing p-type dopant includes indium.

However, boron and indium are well known in the art as p-type dopants in silicon system and subsequently used to form p-type layer 116.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to form layer 121 of Burr using indium ions because either boron or indium ions are well known p-type dopant.

4. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Burr '340 as applied to claim 6 above, and further in view of Tsukamoto (U.S. Patent No. 5,399,506) of record.

Burr and Richards teach conducting the first annealing process using a rapid thermal annealing (RTA) as is well known to those skill in the art.

Thus, Burr and Richard are shown to teach all the features of the claim with the exception of explicitly disclosing the details of RTA process.

However, Tsukamoto teaches that RTA process is well known in the art including: a semiconductor region is heated up to a temperature between 950 °C and 1050 °C at a rate between 100 °C/sec to 150 °C/sec and then kept at the temperature for a period of time between 1 to 10 seconds.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention perform the RTA process of Burr as taught by Tsukamoto to activate the dopants.

## Response to Arguments

5. Applicant's arguments with respect to the implant dose of more than 5E13 cm<sup>-2</sup> have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 9:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

Application/Control Number: 09/662,358 Page 9

Art Unit: 2814

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Anh D. Mai

November 1/2/2004